{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,20]],"date-time":"2025-04-20T09:23:20Z","timestamp":1745141000214,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515741","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"317-322","source":"Crossref","is-referenced-by-count":23,"title":["Trident: an fpga compiler framework for floating-point algorithms"],"prefix":"10.1109","author":[{"given":"J.L.","family":"Tripp","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.D.","family":"Peterson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Ahrens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.D.","family":"Poznanovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.B.","family":"Gokhale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1145\/37888.37918","article-title":"force-directed scheduling in automatic data path synthesis","author":"pauline","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"17","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/FPGA.1999.803668","article-title":"Automatic allocation of arrays to memories","author":"gokhale","year":"1999","journal-title":"IEEE Symposium on Field-Programmable Custom Computing Machines"},{"key":"18","article-title":"Memory access schemes for configurable processors","author":"lange","year":"2000","journal-title":"Field Programmable Logic and Applications 12th Int'l Conference Proceedings \/ FPL 2000"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.75"},{"key":"14","article-title":"Sea cucumber: A syntheiszing compiler for fpgas","author":"tripp","year":"2002","journal-title":"Field Programmable Logic and Applications 12th Int'l Conference Proceedings \/ FPL 2002"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212837"},{"key":"12","article-title":"HANDEL-C language overview","author":"celoxica","year":"2002","journal-title":"Celoxica Ltd Tech Rep"},{"journal-title":"Cray XD1 Datasheet","year":"2004","key":"21"},{"journal-title":"FPLibrary A VHDL Library of Parameterisable Floating-point and LNS Operators for FPGA","year":"2004","author":"detrey","key":"3"},{"key":"20","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/BF03356742","article-title":"Iterative modulo scheduling","volume":"24","author":"rau","year":"1996","journal-title":"Int J Parallel Process"},{"key":"2","first-page":"657","article-title":"A library of parameterized floating-point modules and their use","author":"belanovic","year":"2002","journal-title":"FPL 2002 The 12th International Conference on Field-programmable Logic and Applications"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968305"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903392"},{"journal-title":"Area and Power Performance Analysis of Floating-point Based Application on FPGAs","year":"2003","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.37"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-30117-2_12","article-title":"Monte carlo radiative heat transfer simulation on a reconfigurable computer","author":"gokhale","year":"2004","journal-title":"International Conference on Field Programmable Logic and Applications"},{"journal-title":"Real Time Systems Lab","year":"2002","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227262"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45234-8_50","article-title":"Time and energy efficient matrix factorization using FPGAs","author":"choi","year":"2003","journal-title":"the 11th International Conference on Field Programmable Logic and Application FPL"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515741.pdf?arnumber=1515741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,30]],"date-time":"2019-03-30T21:27:36Z","timestamp":1553981256000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515741","relation":{},"subject":[]}}