{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:27:27Z","timestamp":1742380047090,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515746","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"347-352","source":"Crossref","is-referenced-by-count":4,"title":["An I\/O mechanism on a dynamically reconfigurable processor -which should be moved: data or configuration ?"],"prefix":"10.1109","author":[{"given":"H.","family":"Amano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Abe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Deguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Hasegawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"761","article-title":"The XPP architecture and its co-simulation within the simulink environment","author":"petrov","year":"2004","journal-title":"Proceedings of FPL2000"},{"key":"2","article-title":"A dynamically reconfigurable processor architecture","author":"motomura","year":"2002","journal-title":"Microprocessor Forum"},{"key":"10","first-page":"82","article-title":"Core processor\/multicontext device codesign","volume":"6","author":"yamada","year":"2003","journal-title":"Proc of Cool Chips"},{"key":"1","first-page":"1997","article-title":"Dynamically reconfigurable processor implemented with IPFlex's DAPDNA technology","volume":"e87 d","author":"sugawara","year":"2004","journal-title":"IEICE Trans Inf &Syst"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_15"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.52"},{"key":"5","first-page":"605","article-title":"Stream Computations Organized for Reconfigurable Execution (SCORE)","author":"caspi","year":"2000","journal-title":"Proceedings of FPL2002"},{"key":"4","article-title":"An 90nm embedded DRAM single chip LIS with a 3D graphics, H.264 codec engine, and a reconfigurable processor","author":"kurose","year":"2004","journal-title":"Hot Chips"},{"key":"9","first-page":"151","article-title":"Virtualzing hardware with multi-context reconfigurable arrays","author":"enzler","year":"1993","journal-title":"Proceedings of FPL2000"},{"key":"8","first-page":"464","article-title":"Techniques for virtual hardware on a dynamically reconfigurable processor","author":"amano","year":"2004","journal-title":"Proceedings of FPL2000"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393261"},{"key":"12","article-title":"Implementing core tasks of JPEG2000 encoder on the dynamically reconfigur able processor","author":"deguchi","year":"2005","journal-title":"Proceedings of the Dynamically Reconfigurable Systems Workshop (DRS"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515746.pdf?arnumber=1515746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T22:23:43Z","timestamp":1489530223000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515746\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515746","relation":{},"subject":[]}}