{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:24:57Z","timestamp":1729653897415,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515748","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"360-365","source":"Crossref","is-referenced-by-count":2,"title":["Communication synthesis in a multiprocessor environment"],"prefix":"10.1109","author":[{"given":"C.","family":"Zissulescu","sequence":"first","affiliation":[]},{"given":"B.","family":"Kienhuis","sequence":"additional","affiliation":[]},{"given":"E.","family":"Deprettere","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"journal-title":"Advanced Compiler Design and Implementation","year":"1997","author":"muchnick","key":"10"},{"key":"1","article-title":"System design using kahn process networks: The compaan\/laura approach","author":"stefanov","year":"2004","journal-title":"Proceedings of DATE2004"},{"journal-title":"Polyno?mes Arithme?tiques et Me?thode des Polye?dres en Combinatoire","year":"1977","author":"ehrhart","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407931"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-30113-4_6","article-title":"An integer linear programming approach to classify communication in process networks","author":"turjan","year":"2004","journal-title":"11th International Workshop on Software and Compilers for Embedded Systems (SCOPES)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"journal-title":"Compilers Principles Techniques and Tools","year":"1986","author":"aho","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2002.1030701"},{"key":"11","article-title":"20 gflops qr processor on a xilinx virtex-e fpga","volume":"4116","author":"walke","year":"2000","journal-title":"Adv Signal Process Algorithms Architect Implement"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515748.pdf?arnumber=1515748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T20:02:57Z","timestamp":1497643377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515748","relation":{},"subject":[]}}