{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:46:16Z","timestamp":1725493576381},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515754","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"397-402","source":"Crossref","is-referenced-by-count":1,"title":["An autonomous FPGA-based emulation system for fast fault tolerant evaluation"],"prefix":"10.1109","author":[{"given":"C.","family":"Lopez-Ongil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Garcia-Valderas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Portela-Garcia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Entrena-Arrontes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"Application of three physical fault injection techniques to the experimental assessment of the MARS architecture","author":"karlsson","year":"1995","journal-title":"Int Working Conf on Dependable Computing for Critical Applications Illinois-USA"},{"key":"2","article-title":"Fault tolerant VHDL architectures for space applications","author":"alcala?","year":"1997","journal-title":"Proc VHDL Int Users Forum"},{"journal-title":"International technology roadmap for semiconductors 2001 edition","year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937810"},{"key":"6","first-page":"245","article-title":"Using run-time reconfiguration for fault injection in HW prototypes","author":"antoni","year":"2002","journal-title":"IEEE Int Symp on Defect and Fault Tolerance in VLSI Systems"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44614-1_8","article-title":"FPGA-based emulation: Industrial and custom prototyping solutions","author":"krupnova","year":"2000","journal-title":"FPL 2000 Field Programmable Logic and Applications The Roadmap to Reconfigurable Computing"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315656"},{"key":"9","first-page":"44","article-title":"RT-level ITC'99 benchmarks and first ATPG results","author":"como","year":"2000","journal-title":"IEEE T on Design and Test of Computers"},{"key":"8","article-title":"Emulation-based analysis of soft errors in deep submicron circuits","author":"sonza reorda","year":"2003","journal-title":"FPL 2003 Field Programmable Logic and Applications"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515754.pdf?arnumber=1515754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T20:02:57Z","timestamp":1497643377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515754\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515754","relation":{},"subject":[]}}