{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:29:33Z","timestamp":1761647373063,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515755","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"403-408","source":"Crossref","is-referenced-by-count":21,"title":["On the reliability evaluation of sram-based FPGA designs"],"prefix":"10.1109","author":[{"given":"O.","family":"Heron","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Arnaout","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Xilinx Inc Report UG116 (V2 3)","article-title":"Device reliability report","year":"2004","key":"19"},{"key":"17","article-title":"Consequences and categories of SRAM FPGA configuration SEUs","author":"graham","year":"2003","journal-title":"Online Proc of 6th MAPLD Int Conf"},{"key":"18","article-title":"Single event effects testing of xilinx FPGAs","author":"lum","year":"1998","journal-title":"Online Proc of the 1st MAPLD Int Conf"},{"key":"15","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1109\/OLT.2004.1319668","article-title":"On the evaluation of SEU sensitiveness in SRAM-based FPGAs","author":"bernardi","year":"2004","journal-title":"Proc IEEE Int Online Testing Symp"},{"key":"16","article-title":"Estimation of single event upset probability impact of FPGA designs","author":"sundararajan","year":"2003","journal-title":"Online Proc of 6th MAPLD Int Conf"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/92.678870"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.821791"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805830"},{"key":"12","doi-asserted-by":"crossref","first-page":"591","DOI":"10.1023\/A:1008365019152","article-title":"A fault tolerant technique for FPGAs","volume":"16","author":"emmert","year":"2000","journal-title":"J Electronic Testing Theory and Applications"},{"journal-title":"Virtex-II Series Product Specification (FPGAs)","year":"2004","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894292"},{"key":"20","article-title":"Radiation results of the ser test of actel, xilinx and altera FPGA instances","author":"dupont","year":"2004","journal-title":"Test Report No 0 06A"},{"key":"2","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1126\/science.206.4420.776","article-title":"Effect of cosmic rays on computer memories","volume":"206","author":"ziegler","year":"1979","journal-title":"Science"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5671-8"},{"key":"10","first-page":"332","article-title":"Testing for resistive open defects in FPGAs","author":"tahoori","year":"2002","journal-title":"Proc of IEEE Int Conf on Field Programmable Technology"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743180"},{"key":"6","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/FPGA.1996.242437","article-title":"evaluation of fpga resources for built-in self-test of programmable logic blocks","author":"stroud","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/92.678888"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271114"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271113"},{"key":"8","first-page":"152","article-title":"Manufacturing-oriented testing of delay faults in the logic architecture of symmetrical FPGAs","author":"he?ron","year":"2004","journal-title":"Proc IEEE Eur Test Symp"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515755.pdf?arnumber=1515755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T20:02:57Z","timestamp":1497643377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515755","relation":{},"subject":[]}}