{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:03:51Z","timestamp":1725617031490},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515756","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"409-414","source":"Crossref","is-referenced-by-count":4,"title":["Yield modelling and yield enhancement for FPGAs using fault tolerance schemes"],"prefix":"10.1109","author":[{"given":"N.","family":"Campregher","sequence":"first","affiliation":[]},{"given":"P.Y.K.","family":"Cheung","sequence":"additional","affiliation":[]},{"given":"G.A.","family":"Constantinides","sequence":"additional","affiliation":[]},{"given":"M.","family":"Vasilko","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046211"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.276.0549"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/12.656073"},{"journal-title":"Yield modeling for deep sub-micron IC design","year":"2001","author":"simon","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1979.1129704"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1995.476936"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/66.806118"},{"journal-title":"Introduction to Semiconductor Device Yield Modeling","year":"1992","author":"ferris-prabhu","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1993.590575"},{"journal-title":"High-Speed VLSI Interconnections Modeling Analysis and Simulation","year":"1994","author":"goel","key":"8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802905"},{"journal-title":"International Roadmap for Semiconductors","year":"2004","key":"12"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515756.pdf?arnumber=1515756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T17:31:42Z","timestamp":1489512702000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515756","relation":{},"subject":[]}}