{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T12:57:05Z","timestamp":1768481825293,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515759","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"427-432","source":"Crossref","is-referenced-by-count":18,"title":["Architecture-adaptive routability-driven placement for FPGAs"],"prefix":"10.1109","author":[{"given":"A.","family":"Sharma","sequence":"first","affiliation":[]},{"given":"S.","family":"Hauck","sequence":"additional","affiliation":[]},{"given":"C.","family":"Ebeling","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275134"},{"key":"14","author":"wong","year":"2002","journal-title":"Non-rectangular Embedded Programmable Logic Cores"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1697-8","author":"sechen","year":"1988","journal-title":"VLSI Placement and Global Routing Using Simulated Annealing"},{"key":"12","author":"sharma","year":"2001","journal-title":"Development of a place and route tool for the RaPiD architecture"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"2","first-page":"213","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"setz","year":"1997","journal-title":"Proc 7th International Workshop on Field-Programmable Logic and Applications"},{"key":"1","author":"sitz","year":"0"},{"key":"10","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"7","first-page":"3","article-title":"Architectures and algorithms for synthesizable embedded programmable logic cores","author":"kafafi","year":"2003","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296431"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1999.756035"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/92.475968"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/92.820764"},{"key":"8","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515759.pdf?arnumber=1515759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T00:02:57Z","timestamp":1497657777000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515759","relation":{},"subject":[]}}