{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:01:43Z","timestamp":1729620103331,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515795","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"602-605","source":"Crossref","is-referenced-by-count":1,"title":["Implementation of ranking filters on general purpose and reconfigurable architecture based on high density FPGA devices"],"prefix":"10.1109","author":[{"given":"D.","family":"Milojevic","sequence":"first","affiliation":[]}],"member":"263","reference":[{"journal-title":"ADP-WRC-II Product Specifications","year":"2004","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/S0146-664X(81)80010-X"},{"journal-title":"ADP-WRC-II Hardware Overview","article-title":"AlphaData","year":"2004","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/S0031-3203(99)00161-2"},{"key":"12","article-title":"MMX technology code optimization","author":"fomitchev","year":"1999","journal-title":"Dr Dobb's Journal"},{"journal-title":"Proc IEEE Int Symp Circuits and Systems","article-title":"A new VLSI architecture for rank order and stack filters","year":"1992","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1990.145446"},{"journal-title":"Photo-sonics Phantom V4 0 High Speed Color Digital Camera Data Sheet","year":"2004","key":"1"},{"key":"10","first-page":"237","article-title":"FPGA implementation of a 3\ufffd3 window median filter based on a new efcient bit-serial sorting algorithm","author":"lee","year":"2003","journal-title":"Proceedings of the Korea-Russia International Symposium - KORUS 2003"},{"key":"7","article-title":"Implementing median filters in XC4000E FPGAs","volume":"q4","author":"smith","year":"1996","journal-title":"Xcell"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/0165-1684(96)00037-0"},{"key":"5","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1006\/dspr.1993.1008","article-title":"Design and implementation of an eficient general-purpose median filter network","volume":"3","author":"ravi","year":"1993","journal-title":"Digital Signal Processing"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/78.277872"},{"key":"9","first-page":"273","article-title":"Design and implementation of a new eficient median filtering algorithm","volume":"146","author":"hiasat","year":"1999","journal-title":"VISP"},{"key":"8","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1007\/BFb0055270","article-title":"Fast adaptive image processing in FPGAs using stack filters","author":"woolfries","year":"1998","journal-title":"Field-Programmable Logic From FPGAs to Computing Paradigm"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515795.pdf?arnumber=1515795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T20:02:58Z","timestamp":1497643378000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515795\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515795","relation":{},"subject":[]}}