{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:53:16Z","timestamp":1725411196086},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515807","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"658-661","source":"Crossref","is-referenced-by-count":8,"title":["An integrated framework for architecture level exploration of reconfigurable platform"],"prefix":"10.1109","author":[{"given":"K.","family":"Siozios","sequence":"first","affiliation":[]},{"given":"K.","family":"Tatas","sequence":"additional","affiliation":[]},{"given":"G.","family":"Koutroumpezis","sequence":"additional","affiliation":[]},{"given":"D.","family":"Soudris","sequence":"additional","affiliation":[]},{"given":"A.","family":"Thanailakis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466599"},{"key":"15","first-page":"607","article-title":"FPGA architecture design and toolset for logic implementation","author":"tatas","year":"2003","journal-title":"13th International Workshop PATMOS 2003"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.09.001"},{"key":"13","article-title":"Benchmarks tests files","author":"mcelvain","year":"0","journal-title":"Proc MCNC International Workshop on Logic Synthesis 1993"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225886"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605443"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"year":"0","key":"10"},{"key":"7","first-page":"1116","article-title":"A novel FPGA configuration bitstream generation algorithm and tool development","author":"siozios","year":"2004","journal-title":"Proc FPL 2003"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303112"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.158"},{"key":"9","first-page":"312","article-title":"A flexible power model for FPGAs","author":"poon","year":"0","journal-title":"Proceedings of FPL 2002"},{"key":"8","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/FPGA.1996.242433","article-title":"universal switch-module design for symmetric-array-based fpgas","author":"chang","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515807.pdf?arnumber=1515807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T00:02:58Z","timestamp":1497657778000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515807","relation":{},"subject":[]}}