{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:33:05Z","timestamp":1725449585926},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515821","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T17:27:51Z","timestamp":1129138071000},"page":"713-714","source":"Crossref","is-referenced-by-count":3,"title":["Computer arithmetic synthesis technologies on reconfigurable platforms"],"prefix":"10.1109","author":[{"given":"K.H.","family":"Tsoi","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515814"},{"key":"2","article-title":"Monte Carlo Simulation using FPGAs","author":"zhang","year":"2004","journal-title":"IEEE Transactions on VLSI"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.14"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515821.pdf?arnumber=1515821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T19:59:48Z","timestamp":1489521588000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515821","relation":{},"subject":[]}}