{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:12Z","timestamp":1725612492657},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpl.2005.1515827","type":"proceedings-article","created":{"date-parts":[[2005,10,12]],"date-time":"2005-10-12T13:27:51Z","timestamp":1129123671000},"page":"725-726","source":"Crossref","is-referenced-by-count":5,"title":["FPGA interconnect fault tolerance"],"prefix":"10.1109","author":[{"given":"N.","family":"Campregher","sequence":"first","affiliation":[]}],"member":"263","reference":[{"journal-title":"BIST Based Interconnect Fault Location for FPGAs 3203rd Ed","year":"2004","author":"campregher","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046211"},{"journal-title":"Yield modeling for deep sub-micron IC design","year":"2001","author":"simon","key":"1"}],"event":{"name":"International Conference on Field Programmable Logic and Applications, 2005.","location":"Tampere, Finland"},"container-title":["International Conference on Field Programmable Logic and Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10158\/32467\/01515827.pdf?arnumber=1515827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T17:34:50Z","timestamp":1489512890000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1515827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/fpl.2005.1515827","relation":{},"subject":[]}}