{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,22]],"date-time":"2026-09-22T09:40:16Z","timestamp":1790070016764,"version":"4.0.1"},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380614","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:56:42Z","timestamp":1194973002000},"page":"2-2","source":"Crossref","is-referenced-by-count":2,"title":["System-Level Design for FPGAs"],"prefix":"10.1109","author":[{"given":"Mark","family":"Dickinson","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","event":{"name":"2007 International Conference on Field Programmable Logic and Applications","location":"Amsterdam, Netherlands","start":{"date-parts":[[2007,8,27]]},"end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380614.pdf?arnumber=4380614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T15:52:21Z","timestamp":1643730741000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380614","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}