{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:27:13Z","timestamp":1725654433955},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380624","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"47-53","source":"Crossref","is-referenced-by-count":3,"title":["An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems"],"prefix":"10.1109","author":[{"given":"Taeweon","family":"Suh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Lien","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsien-Hsin S.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"journal-title":"Parallel Computer Architecture A Hardware\/Software Approach","year":"1999","author":"culler","key":"ref3"},{"journal-title":"Virtex-II platform FPGAs","year":"0","key":"ref10"},{"key":"ref6","article-title":"RSIM reference manual, version 1.0","author":"pai","year":"1997","journal-title":"IEEE Technical Committee on Computer Architecture Newsletter"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1145\/378993.378999","article-title":"MemorIES: a programmable, real-time hardware emulation tool for multiprocessor server design","author":"nanda","year":"2000","journal-title":"Proc ASPLOS-9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/71.466630"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1994.288306"},{"key":"ref2","article-title":"Network-oriented full-system simulation using m5","author":"binkert","year":"2003","journal-title":"Proc of Workshop on Computer Architecture Evaluation using Commercial Workloads"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/88.473612"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/6513.6514"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380624.pdf?arnumber=4380624","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T18:16:41Z","timestamp":1684088201000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380624\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380624","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}