{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:32:12Z","timestamp":1761647532628,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380636","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:56:42Z","timestamp":1194973002000},"page":"124-131","source":"Crossref","is-referenced-by-count":21,"title":["Clock-Aware Placement for FPGAs"],"prefix":"10.1109","author":[{"given":"Julien","family":"Lamoureux","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"123","author":"lamoureux","year":"2005","journal-title":"On the Interaction between Power-Aware CAD Algorithms for FPGAs in the ACM\/SIGDA Intl Symp on Field-Programmable Gate Arrays (FPGA)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref12","first-page":"1469","volume":"c 20","author":"landman","year":"1971","journal-title":"On a Pin Versus Block Relationship for Partitions of Logic Graphs"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611838"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1145\/1117201.1117216","author":"lamoureux","year":"2006","journal-title":"FPGA Clock Network Architecture Flexibility vs Area and Power in the ACM\/SIGDA Intl Symp on Field-Programmable Gate Arrays (FPGA)"},{"journal-title":"Vertex-5 User Guide Chapter 2","year":"2007","author":"xilinx","key":"ref3"},{"key":"ref6","first-page":"146","author":"natesan","year":"1996","journal-title":"Clock-skew constrained cell placement in the Intl Conf on VLSI Design"},{"key":"ref5","volume":"89","author":"friedman","year":"2001","journal-title":"Clock distribution networks in synchronous digital integrated circuits Proceedings of the IEEE"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"376","DOI":"10.1109\/43.602474","volume":"16","author":"zhu","year":"1997","journal-title":"Clock skew minimization during FPGA placement in the IEEE Trans on Computer-Aided Design of Integrated Circuits"},{"key":"ref7","first-page":"143","author":"edahiro","year":"1996","journal-title":"Clock buffer placement algorithm for wire-delay-dominated timing model Great Lakes Symp on VLSI"},{"key":"ref2","article-title":"Stratix III Device Handbook","volume":"1","author":"altera","year":"2006","journal-title":"Chapter 6 Clock Networks and PLLs in Stratix III Devices"},{"key":"ref9","first-page":"139","author":"brynjolfson","year":"2000","journal-title":"Dynamic clock management for low-power applications in FPGAs in the Proc of the IEEE Custom Integrated Circuits Conference (CICC)"},{"journal-title":"Actel ProASIC3 Flash Family FPGAs Device Architecture","year":"2007","key":"ref1"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380636.pdf?arnumber=4380636","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T14:16:02Z","timestamp":1684073762000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380636\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380636","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}