{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:32:03Z","timestamp":1761323523823,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380643","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"171-176","source":"Crossref","is-referenced-by-count":5,"title":["A Power Estimation Model for an FPGA-Based Softcore Processor"],"prefix":"10.1109","author":[{"given":"Peter","family":"Zipf","sequence":"first","affiliation":[]},{"given":"Heiko","family":"Hinkelmann","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Deng","sequence":"additional","affiliation":[]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[]},{"given":"Holger","family":"Blume","sequence":"additional","affiliation":[]},{"given":"Tobias G.","family":"Noll","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240211"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337786"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"journal-title":"TSIM2 Simulator User's Manual","year":"2007","key":"ref10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268921"},{"key":"ref8","first-page":"285","article-title":"Rapid Energy Estimation of Computations on FPGA based Soft Processors","author":"ou","year":"2004","journal-title":"IEEE International SOC Conference"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/BF01130407","article-title":"Instruction Level Power Analysis and Optimization of Software","volume":"13","author":"tiwari","year":"1996","journal-title":"J of VLSI Signal Processing"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"698","DOI":"10.1016\/j.sysarc.2007.01.002","article-title":"Hybrid Functional-and Instruction-Level Power Modeling for Embedded and Heterogeneous Processor Architectures","volume":"53","author":"blume","year":"2007","journal-title":"J of Systems Architecture"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.93"},{"journal-title":"LEON2 Processor User's Manual","year":"2005","key":"ref9"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380643.pdf?arnumber=4380643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:54Z","timestamp":1643748774000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380643\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380643","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}