{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:32:03Z","timestamp":1761323523331},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380659","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"273-278","source":"Crossref","is-referenced-by-count":28,"title":["Disjoint Pattern Enumeration for Custom Instructions Identification"],"prefix":"10.1109","author":[{"given":"Pan","family":"Yu","sequence":"first","affiliation":[]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253189"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"ref12","first-page":"203","article-title":"Lx: a technology platform for customizable VLIW embedded processing","author":"faraboschi","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"ref14","article-title":"Automatic selection of application-specific instruction-set ex-tensions","author":"galuzzi","year":"2006","journal-title":"CODES+ISSS"},{"key":"ref15","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthausch","year":"2001","journal-title":"IEEE 4th Annual Workshop on Workload Characterization"},{"key":"ref16","article-title":"Efficient instruction encoding for automatic instruction set design of configurable ASIPs","author":"lee","year":"2002","journal-title":"Proceedings of International Conference on Computer Aided Design (ICCAD)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243972"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"ref19","article-title":"Automatic topology-based identification of instruction-set extensions for embedded processor","author":"pozzi","year":"2001","journal-title":"EPFL Technical Report"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371677"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568535"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/775832.775897","article-title":"Automatic application-specific instruction-set extensions under microarchitectural constraints","author":"atasu","year":"2003","journal-title":"Proceedings of the 40th Design Automation Conference (DAC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084880"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/581669.581672"},{"key":"ref7","article-title":"Hw\/Sw partitioning and code generation of embedded control applications on a reconfigurable architecture platform","author":"baleani","year":"2002","journal-title":"CODES"},{"journal-title":"Altera Nios Embedded Processor System Development","year":"0","key":"ref2"},{"key":"ref9","first-page":"96","article-title":"Evaluating Future Microprocessors: The SimpleScalar Toolset","author":"burger","year":"1996","journal-title":"Technical Report CS"},{"journal-title":"Data structures and algorithms","year":"1987","author":"aho","key":"ref1"},{"journal-title":"Adaptive Explicitly Parallel Instruction Computing","year":"2000","author":"talla","key":"ref20"},{"article-title":"Characterizing embedded applications for instruction-set extensible processors. In DAC","year":"2004","author":"yu","key":"ref22"},{"journal-title":"Xilinx Inc Microblaze soft processor core","year":"0","key":"ref21"},{"key":"ref24","article-title":"Efficient Custom Instruction Identification with Exact Enumeration","author":"yu","year":"2007","journal-title":"Technical Report TRB5\/07"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023844"},{"key":"ref25","first-page":"225","article-title":"CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit","author":"ye","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380659.pdf?arnumber=4380659","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:09Z","timestamp":1643748729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380659\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380659","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}