{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:17:14Z","timestamp":1730222234861,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380662","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"293-298","source":"Crossref","is-referenced-by-count":2,"title":["Module Graph Merging and Placement to Reduce Reconfiguration Overheads in Paged FPGA Devices"],"prefix":"10.1109","author":[{"given":"Shannon","family":"Koh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Diessel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270338"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.32"},{"key":"ref10","first-page":"222","article-title":"Real-time optic flow computation with variational methods","author":"bruhn","year":"0","journal-title":"Proc Congrès Compo Analysis of Images and Patterns"},{"key":"ref6","article-title":"Partitioning and scheduling parallel programs for multi-processors","author":"sarkar","year":"1989","journal-title":"MIT Press"},{"key":"ref11","first-page":"173","article-title":"Virtex-4 configuration guide","year":"2005","journal-title":"Xilinx User Guide"},{"journal-title":"Xilinx User Guide UG210","article-title":"Early access partial reconfiguration user guide","year":"2006","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.773795"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050176"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/43.974135","article-title":"Estimating routing congestion using probabilistic analysis","volume":"21","author":"lou","year":"2002","journal-title":"IEEE Trans CAD of Int Circuits and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624607"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380662.pdf?arnumber=4380662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:34Z","timestamp":1643748754000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380662","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}