{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:18:19Z","timestamp":1742386699833,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380663","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:56:42Z","timestamp":1194973002000},"page":"299-304","source":"Crossref","is-referenced-by-count":15,"title":["Layered Approach to Intrinsic Evolvable Hardware using Direct Bitstream Manipulation of Virtex II Pro Devices"],"prefix":"10.1109","author":[{"given":"Rashad S.","family":"Oreifej","sequence":"first","affiliation":[]},{"given":"Rawad N.","family":"Al-Haddad","sequence":"additional","affiliation":[]},{"given":"Heng","family":"Tan","sequence":"additional","affiliation":[]},{"given":"Ronald F.","family":"DeMara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RECONF.2006.307760"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/24.914547"},{"volume":"1 4","article-title":"Using a Microprocessor to Configure Xilinx FPGAs via Slave Serial or SelectMAP Mode","year":"0","key":"ref10"},{"key":"ref6","article-title":"The intrinsic evolution of virtex devices through internet reconfigurable logic","author":"hollingworth","year":"2000","journal-title":"Proceedings of the Third International Conference on Evolvable System"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2005.11"},{"article-title":"Using the JTAG Interface as a General-Purpose Communication Port","year":"2005","author":"wallace","key":"ref8"},{"key":"ref7","article-title":"A Device-Controlled Dynamic Configuration Framework Supporting Heterogeneous Resource Management","author":"tan","year":"2005","journal-title":"proc of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'05)"},{"key":"ref2","first-page":"105","article-title":"Designing Electronic Circuits Using Evolutionary Algorithms. Arithmetic Circuits: A Case Study","author":"miller","year":"1998","journal-title":"Algorithms and Evolution Strategy in Engineering and Computer Science"},{"journal-title":"Xcell Journal","article-title":"Parallel Cable IV Connects Faster and Better","year":"2002","key":"ref9"},{"key":"ref1","article-title":"Evolutionary Fault Repair in Space Applications","author":"vigander","year":"2001","journal-title":"Dept of Computer and Information Science"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380663.pdf?arnumber=4380663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T15:52:50Z","timestamp":1643730770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380663\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380663","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}