{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:17:17Z","timestamp":1730222237904,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380664","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:56:42Z","timestamp":1194973002000},"page":"305-310","source":"Crossref","is-referenced-by-count":2,"title":["A Generalized and Unified SPFD-Based Rewiring Technique"],"prefix":"10.1109","author":[{"given":"Pongstorn","family":"Maidee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kia","family":"Bazargan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"2554","article-title":"Reduction of the number of FPGA blocks by maximizing flexibility of internal functions","volume":"e81 a","author":"kouda","year":"1998","journal-title":"IEICE Trans Fundamentals"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503060"},{"key":"ref10","first-page":"743","article-title":"Using simulation and satisfiability to computeflexibilities in boolean networks","volume":"25","author":"mishchenko","year":"2006"},{"key":"ref6","article-title":"Understanding SPFDs: A new method for specifying flexibility","author":"brayton","year":"1997","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref11","first-page":"672","article-title":"A new enhanced SPFD rewiring algorithm","author":"cong","year":"2002","journal-title":"Proc Int Conf Computer-Aided Design"},{"key":"ref5","first-page":"202","article-title":"Power and delay reduction via simultaneous logic and placement optimization in FPGAs","author":"kumthekar","year":"1998","journal-title":"Proc Design and Test in Europe Conf"},{"key":"ref8","first-page":"679","article-title":"Topologically constrained logic synthesis","author":"sinha","year":"2002","journal-title":"Proc Int Conf Computer-Aided Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.4.1038"},{"article-title":"SPFDs: A new approach to flexibility in logic synthesis","year":"2002","author":"sinha","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144252"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569635"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380664.pdf?arnumber=4380664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T15:52:34Z","timestamp":1643730754000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380664","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}