{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:17:22Z","timestamp":1730222242009,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380668","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"331-338","source":"Crossref","is-referenced-by-count":29,"title":["A Design Methodology for Communication Infrastructures on Partially Reconfigurable FPGAs"],"prefix":"10.1109","author":[{"given":"Jens","family":"Hagemeyer","sequence":"first","affiliation":[]},{"given":"Boris","family":"Kettelhoit","sequence":"additional","affiliation":[]},{"given":"Markus","family":"Koester","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Porrmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639446"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.380"},{"key":"ref12","article-title":"A prototyping platform for dynamically reconfigurable system on chip designs","author":"kalte","year":"2002","journal-title":"Proc of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC) Hamburg Germany"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370363"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2005.009956"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1007\/3-540-44687-7_19","article-title":"Chip-based reconfigurable task management","volume":"2147","author":"brebner","year":"2001","journal-title":"Proc 16th Int'l Conf Field Programmable Logic and Applications (FPL)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.32"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"ref2","first-page":"795","article-title":"Interconnection networks enable fine-grain dynamic multi-tasking on fpgas","author":"marescaux","year":"2002","journal-title":"Proc 16th Int'l Conf Field Programmable Logic and Applications (FPL)"},{"journal-title":"Xilinx Inc","article-title":"Application notes 290. Two flows for partial re-configuration: Module based or small bit manipulations","year":"2002","key":"ref1"},{"key":"ref9","article-title":"Design of homogeneous communication infrastructures for partially reconfigurable fpgas","author":"hagemeyer","year":"2007","journal-title":"Proc of the Int Conf on Engineering of Reconfigurable Systems and Algorithms (ERSA '07)"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380668.pdf?arnumber=4380668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:32Z","timestamp":1643748752000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380668","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}