{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:45:16Z","timestamp":1775454316793,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380671","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:56:42Z","timestamp":1194973002000},"page":"351-356","source":"Crossref","is-referenced-by-count":25,"title":["Implementation of a Virtual Internal Configuration Access Port (JCAP) for Enabling Partial Self-Reconfiguration on Xilinx Spartan III FPGAs"],"prefix":"10.1109","author":[{"given":"K.","family":"Paulsson","sequence":"first","affiliation":[]},{"given":"M.","family":"Hubner","sequence":"additional","affiliation":[]},{"given":"G.","family":"Auer","sequence":"additional","affiliation":[]},{"given":"M.","family":"Dreschmann","sequence":"additional","affiliation":[]},{"given":"L.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"J.","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"ref11","article-title":"Virtex IV Configuration Guide","year":"2006","journal-title":"Xilinx"},{"key":"ref12","article-title":"Real-time LUT-based Network Topologies for dynamic and partial FPGA Self-Reconfiguration","author":"huebner","year":"2004","journal-title":"SBCCI Porto de Galinhas Brasil"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"key":"ref4","article-title":"Spartan III FPGA Family","year":"2006","journal-title":"Xilinx"},{"key":"ref3","article-title":"Embedded Systems Tools Reference Manual","year":"2006","journal-title":"Xilinx"},{"key":"ref6","article-title":"ISE 7 Software Manuals","year":"2005","journal-title":"Xilinx"},{"key":"ref5","article-title":"On-Chip Peripheral Bus, Architecture Specifications","year":"2001","journal-title":"IBM"},{"key":"ref8","article-title":"Platform Studio User Guide","year":"2005","journal-title":"Xilinx"},{"key":"ref7","article-title":"MicroBlaze Processor Reference Guide","year":"2006","journal-title":"Xilinx"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639447"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.109"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.71"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","location":"Amsterdam, Netherlands","start":{"date-parts":[[2007,8,27]]},"end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380671.pdf?arnumber=4380671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T15:52:38Z","timestamp":1643730758000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380671","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}