{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:17:21Z","timestamp":1730222241931,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380672","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:56:42Z","timestamp":1194973002000},"page":"357-362","source":"Crossref","is-referenced-by-count":1,"title":["L4: An FPGA-Based Accelerator for Detailed Maze Routing"],"prefix":"10.1109","author":[{"given":"John A.","family":"Nestor","sequence":"first","affiliation":[]},{"given":"Jeremy","family":"Lavine","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCAD.1984.1270085"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"800","DOI":"10.1145\/37888.38014","article-title":"a hardware accelerator for maze routing","author":"won","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref12","first-page":"175","article-title":"Acceleration of an FPGA Router","author":"chan","year":"1997","journal-title":"Proc The 5th Annual IEEE Symposium on FPGAs for Custom Machines"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/201310.201328"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/FPGA.2002.1106675"},{"key":"ref15","first-page":"78","article-title":"Spatial Routing for Hypergraphs, Trees, and Meshes'","author":"huang","year":"2003","journal-title":"Proc International Symposium on FPGAs"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1016\/j.micpro.2004.06.005"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/43.39072"},{"year":"2005","author":"nasabzadeh","article-title":"Extensions to Direct Grid Maze Routing Accelerators","key":"ref18"},{"year":"2006","journal-title":"Xilinx Corporation Xilinx Databook","key":"ref19"},{"key":"ref4","first-page":"393","article-title":"A Hardware Router","volume":"iv","author":"breuer","year":"1981","journal-title":"Journal of Digital Systems"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCAD.2002.1167514"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/MDT.1987.295231"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TCAD.1986.1270193"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TCAD.1987.1270268"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TCAD.1986.1270218"},{"year":"1999","author":"sherwani","journal-title":"Algorithms for VLSI Physical Design Automation","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TEC.1961.5219222"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/43.62734"},{"year":"2003","journal-title":"DN3000k10S User's Manual Version 1 2","key":"ref20"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/T-C.1974.224054"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380672.pdf?arnumber=4380672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T15:52:16Z","timestamp":1643730736000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380672","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}