{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:16:17Z","timestamp":1725675377416},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380673","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"363-370","source":"Crossref","is-referenced-by-count":3,"title":["Improving Annealing via Directed Moves"],"prefix":"10.1109","author":[{"given":"Kristofer","family":"Vorwerk","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Kennings","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Greene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doris T.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/544536.544540"},{"key":"ref11","first-page":"598","article-title":"Fast timing-driven partitioning-based placement for island style FPGAs","author":"maidee","year":"2003","journal-title":"Proc DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370567"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378532"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829817"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275756"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_18"},{"key":"ref18","first-page":"172","article-title":"A novel net weighting algorithm for timing-driven placement","author":"kong","year":"2002","journal-title":"Proc ICCAD"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/103724.103725"},{"key":"ref4","first-page":"573","article-title":"Engineering details of a stable analytic placer","author":"vorwerk","year":"2004","journal-title":"Proc ICCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref6","first-page":"711","article-title":"An approach to placement-coupled logic replication","author":"hrkic","year":"2004","journal-title":"Proc DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.317462"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046200"},{"key":"ref7","first-page":"196","article-title":"Timing optimization of FPGA placements by logic replication","author":"beraudo","year":"2003","journal-title":"Proc DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232840"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013951"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CDC.1985.268600"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052337"},{"key":"ref24","article-title":"Logic synthesis and optimization benchmarks, version 3.0","author":"yang","year":"1991","journal-title":"Tech Rep"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084903"},{"key":"ref26","article-title":"TIM, a new standard cell placement program based on the simulated annealing algorithm","author":"hustin","year":"1987","journal-title":"IEEE Physical Design Workshop"},{"year":"2007","key":"ref25","article-title":"ProASIC3 flash family FPGAs"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380673.pdf?arnumber=4380673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:26Z","timestamp":1643748746000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380673","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}