{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:16:05Z","timestamp":1725675365431},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380676","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"383-388","source":"Crossref","is-referenced-by-count":4,"title":["A Temporal Correlation Based Port Combination Methodology for Networks-on-Chip on Reconfigurable Systems"],"prefix":"10.1109","author":[{"given":"Daihan","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Matsutani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michihiro","family":"Koibuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"737","article-title":"A Generic Netowrk-on-Chip Architecture for Reconfigurable Systems: Implementation and Evaluation","author":"vestias","year":"2006","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"key":"ref3","first-page":"48","article-title":"Co-Synthesis of a Configurable SoC Platform based on a Netowrk on Chip Architecture","author":"v\u00e9stias","year":"2006","journal-title":"Asia and South Pacific Design Automation Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243837"},{"key":"ref5","first-page":"354","article-title":"Application-specific buffer space allocation for networks-on-chip router design","author":"hu","year":"2004","journal-title":"ICCAD ‘04 Proceedings of the 2004 IEEE\/ACM International conference on Computer-aided design"},{"key":"ref7","first-page":"130","article-title":"A parametric study of scalable interconnects on fpgas","author":"wang","year":"2006","journal-title":"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)"},{"key":"ref2","first-page":"795","article-title":"Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs","author":"marescaux","year":"2002","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380676.pdf?arnumber=4380676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:29Z","timestamp":1643748749000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380676","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}