{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T14:12:22Z","timestamp":1761487942387,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380681","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"409-414","source":"Crossref","is-referenced-by-count":51,"title":["MORPHEUS: Heterogeneous Reconfigurable Computing"],"prefix":"10.1109","author":[{"given":"Florian","family":"Thoma","sequence":"first","affiliation":[]},{"given":"Matthias","family":"Kuhnle","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Bonnot","sequence":"additional","affiliation":[]},{"given":"Elena Moscu","family":"Panainte","sequence":"additional","affiliation":[]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[]},{"given":"Sebastian","family":"Goller","sequence":"additional","affiliation":[]},{"given":"Axel","family":"Schneider","sequence":"additional","affiliation":[]},{"given":"Stephane","family":"Guyetant","sequence":"additional","affiliation":[]},{"given":"Eberhard","family":"Schuler","sequence":"additional","affiliation":[]},{"given":"Klaus D.","family":"Muller-Glaser","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"An array approach for signal processing design","author":"demeure","year":"1998","journal-title":"Sophia-Antipolis Conf on Micro- Electronics (SAME'98)"},{"key":"ref11","article-title":"An industrial perspective: Pragmatic high end signal processing design environment at thales","author":"lenormand","year":"2003","journal-title":"SAMOS 3rd international workshop on synthesis architectures modeling and simulation"},{"year":"0","key":"ref12"},{"key":"ref13","first-page":"19","author":"lagadec","year":"2003","journal-title":"An LUT-Based high level synthesis framework for reconfigurable architectures"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"322","DOI":"10.1109\/SIPS.2003.1235690","article-title":"A mixed QoS SDRAM controller for FPGA-based high-end image processing","author":"heithecker","year":"2003","journal-title":"Signal Processing Systems 2003 SiPS 2003 IEEE Workshop on"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"ref6","first-page":"51","article-title":"Semantics of a Formal Specification Language for Advanced Design and Verification of ASICs (ADeVA)","author":"haas","year":"2003","journal-title":"Tagungsband 11 EIS-Workshop"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"ref8","article-title":"Formal verification of a sonet\/sdh framer","author":"thomas","year":"2004","journal-title":"GI\/ITG\/GMM Workshop Methoden und Beschreibungssprachen"},{"key":"ref7","article-title":"Comparison of techniques for the automatic verification of adeva specifications","author":"heinkel","year":"2005","journal-title":"Dresdner Arbeitstagung Schaltungs- und Systementwurf"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1016\/S1383-7621(03)00073-0","article-title":"Configware and morphware going mainstream","volume":"49","author":"becker","year":"2003","journal-title":"Journal of Systems Architecture"},{"year":"0","key":"ref1"},{"key":"ref9","article-title":"An integrated platform for heterogeneous reconfigurable computing (invited paper)","author":"pottier","year":"2007","journal-title":"Proc of ERSA'07"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380681.pdf?arnumber=4380681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:29Z","timestamp":1643748749000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380681\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380681","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}