{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:38:25Z","timestamp":1725784705825},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380683","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"423-428","source":"Crossref","is-referenced-by-count":6,"title":["Equivalence Verification of FPGA and Structured ASIC Implementations"],"prefix":"10.1109","author":[{"given":"Joachim","family":"Pistorius","sequence":"first","affiliation":[]},{"given":"Mike","family":"Hutton","sequence":"additional","affiliation":[]},{"given":"Jay","family":"Schleicher","sequence":"additional","affiliation":[]},{"given":"Mihail","family":"Iotov","sequence":"additional","affiliation":[]},{"given":"Enoch","family":"Julias","sequence":"additional","affiliation":[]},{"given":"Kumara","family":"Tharmalingam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981088"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981086"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981087"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243775"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref4","first-page":"204","article-title":"Routing architecture exploration for regular fabrics","author":"kheterpal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref3","first-page":"782","article-title":"Exploring Regular Fabrics to Optimize the Performance-Cost Trade-Off","author":"pileggi","year":"2003","journal-title":"In Proc DAC"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1145\/1013235.1013260","article-title":"Creating a Power-aware Structured ASIC","author":"reed taylor","year":"2004","journal-title":"Proc ISLPED"},{"key":"ref5","first-page":"874","article-title":"Enabling Energy Efficiency in Via-Patterned Gate Array Devices","author":"reed taylor","year":"2004","journal-title":"In Proc DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996624"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640041"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249358"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640039"},{"key":"ref9","first-page":"192","article-title":"Design automation for mask programmable fabrics","author":"shenoy","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380683.pdf?arnumber=4380683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T18:16:14Z","timestamp":1684088174000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380683","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}