{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:16:06Z","timestamp":1725675366616},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380684","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"429-434","source":"Crossref","is-referenced-by-count":3,"title":["Statistical Generic and Chip-Specific Skew Assignment for Improving Timing Yield of FPGAs"],"prefix":"10.1109","author":[{"given":"Satish","family":"Sivaswamy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kia","family":"Bazargan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Timing","year":"2004","author":"sapatnekar","key":"ref10"},{"key":"ref11","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270300"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503067"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216930"},{"year":"0","key":"ref6","article-title":"Predictive Technology Model"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046198"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"ref2","article-title":"Stochastic physical synthesis for FPGAs with prerouting interconnect uncertainty and process variation","author":"lin","year":"2007","journal-title":"Int Symp Field Programmable Gate Arrays"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1109\/FPL.2006.311192","article-title":"Placement and Timing for FPGAs Considering Process Variations","author":"lin","year":"2006","journal-title":"International Conference on Field Programmable Logic and Applications"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A New Packing, Placement and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"Int Conf on Field Programmable Logic and Applications"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380684.pdf?arnumber=4380684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:10Z","timestamp":1643748730000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380684","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}