{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:17:28Z","timestamp":1730222248235,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380689","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"459-462","source":"Crossref","is-referenced-by-count":10,"title":["Dynamic Voltage Scaling in a FPGA-Based System-on-Chip"],"prefix":"10.1109","author":[{"given":"Jose Luis","family":"Nunez-Yanez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vassilios","family":"Chouliaras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiri","family":"Gaisler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"719","article-title":"The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays","author":"wilton","year":"0","journal-title":"FPL 2004"},{"key":"ref3","first-page":"187","article-title":"A hybrid ASIC and FPGA architecture","author":"zuchowski","year":"2002","journal-title":"IEEE\/ACM International Conference on Computer Aided Design"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1093\/ietele\/e88-c.4.520","article-title":"Dynamic Voltage and Frequency Management for a Low-Power Embedded Microprocessor","volume":"e88 c","author":"takahiro","year":"2005","journal-title":"IEICE Trans Electron"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.839617"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"792","DOI":"10.1109\/JSSC.2006.870912","article-title":"A Self-Tuning DVS Processor using Delay-Error Detection and Correction","volume":"41","author":"shidhartha","year":"2006","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269249"},{"key":"ref1","article-title":"We Must Hold the Line on Soaring ASIC Design Costs","author":"bursky","year":"2002","journal-title":"Elect Design"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380689.pdf?arnumber=4380689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:24Z","timestamp":1643748744000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380689\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380689","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}