{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,3]],"date-time":"2025-04-03T10:23:29Z","timestamp":1743675809042,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380694","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"480-484","source":"Crossref","is-referenced-by-count":13,"title":["Compact AES-Based Architecture for Symmetric Encryption, Hash Function, and Random Number Generation"],"prefix":"10.1109","author":[{"given":"Ralf","family":"Laue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Kelm","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Schipp","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdulhadi","family":"Shoufan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sorin A.","family":"Huss","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062308"},{"key":"ref11","first-page":"319","article-title":"Very Compact FPGA Implementation of the AES Algorithm","volume":"2779","author":"chodowiec","year":"2003","journal-title":"Cryptographic Hardware and Embedded Systems - CHES"},{"key":"ref12","first-page":"583","article-title":"Compact and Efficient Encryption\/Decryption Module for FPGA Implementation of AES Rijndael Very Well Suited for Small Embedded Apllications","author":"rouvroy","year":"2004","journal-title":"ITCC 2004 specialsession on embedded cryptographic hardware IEEE Computer Society"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1007\/11545262_31","article-title":"AES on FPGA from the Fastest to the Smallest","volume":"3659","author":"good","year":"2005","journal-title":"Cryptographic Hardware and Embedded Systems - CHES"},{"key":"ref14","article-title":"Comments to NIST Concerning AES Modes of Operations: CTR-Mode Encryption","author":"lipmaa","year":"2000","journal-title":"Symmetric Key Block Cipher Modes of Operation Workshop"},{"article-title":"AES-hash","year":"2001","author":"cohen","key":"ref15"},{"journal-title":"NIST Special Publication 800–90 Recommendation for Random Number Generation Using Deterministic Random Bit Generators","year":"2006","author":"barker","key":"ref16"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","author":"daemen","year":"2002","journal-title":"The Design ofRijndael Secaucus"},{"journal-title":"Applied Cryptography Protocols Algorithms and Source Code in C","year":"1996","author":"schneier","key":"ref18"},{"key":"ref19","first-page":"5658","article-title":"Generating Strong One-Way Functions with Cryptographic Algorithm","volume":"27","author":"matyas","year":"1985","journal-title":"IBM Technical Disclosure Bulletin"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"322","DOI":"10.1007\/11734727_26","article-title":"An FPGA Implementation of CCM Mode Using AES","volume":"3935","author":"l\u00f3pez-trejo","year":"2005","journal-title":"ICISC Ser Lecture Notes in Computer Science"},{"article-title":"Hardware Implementation of AES-CCM for Robust Secure Wireless Network","year":"2005","author":"aziz","key":"ref3"},{"journal-title":"DATASHEET - Tiny Multi-mode Hash Core for Xilinx FPGA","article-title":"Helion Technology","year":"2005","key":"ref6"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1007\/11894063_24","article-title":"Improving SHA-2 Hardware Implementations","volume":"4249","author":"chaves","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems - CHES"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227241"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311206"},{"journal-title":"Advanced Encryption Standard (AES)","article-title":"Federal Information Processing Standards Publication 197","year":"2001","key":"ref2"},{"key":"ref1","article-title":"High-Flexibility Rekeying Processor for Key Management in Secure Multi-cast","author":"shoufan","year":"2007","journal-title":"The IEEE International Symposium on Embedded Computing"},{"key":"ref9","article-title":"Inexpensive Parallel Random Number Generator for Configurable Hardware","author":"abdulai","year":"2003","journal-title":"Berkeley Wireless Research Centre"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380694.pdf?arnumber=4380694","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:16Z","timestamp":1643748736000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380694\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380694","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}