{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:17:34Z","timestamp":1730222254872,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380708","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"525-528","source":"Crossref","is-referenced-by-count":0,"title":["An Automatic Compilation Framework for Configurable Architectures"],"prefix":"10.1109","author":[{"given":"A.","family":"Gallini","sequence":"first","affiliation":[]},{"given":"L.","family":"Pavesi","sequence":"additional","affiliation":[]},{"given":"C.","family":"Ferretti","sequence":"additional","affiliation":[]},{"given":"A.","family":"Rosti","sequence":"additional","affiliation":[]},{"given":"S.","family":"Bocchio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1007\/BFb0055252","article-title":"Instruction-Level Parallelism for Reconfigurable Computing","author":"callahan","year":"1998","journal-title":"Field-Programmable Logic From FPGA s to Computing Paradigm"},{"key":"ref11","first-page":"62","article-title":"The Garp Architecture and C compiler","author":"hauser","year":"2000"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1201\/9781420040579.ch1"},{"journal-title":"XiRisc documentation","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref15","article-title":"Compiler Design and Implementation","volume":"19","author":"muchnick","year":"0"},{"key":"ref16","first-page":"38","article-title":"Compilation Techniques for Configurable Architectures","author":"gallini","year":"2006","journal-title":"Proc Reconf Communication-centric Systems-on-Chip"},{"key":"ref17","article-title":"Compilation techniques for hybrid systems","author":"gallini","year":"2006","journal-title":"Proceedings of WMSCI 2006"},{"key":"ref18","article-title":"From a Few Cores to Many: A Tera-scale Computing Research Overview","author":"held","year":"0","journal-title":"White Paper"},{"key":"ref19","article-title":"Introduction to the Cell Broadband Engine","author":"hofstee","year":"2005","journal-title":"Technical Report"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807561"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224648"},{"key":"ref6","article-title":"Microprocessors: The New LUT","author":"guccione","year":"2005","journal-title":"Proc of International Conference on Engineering of Reconfigurable Systems and Algorithms"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524556"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024396"},{"key":"ref7","article-title":"Configurable Processors and the Evolution of System-on-Chip Design","author":"maydan","year":"2005","journal-title":"Proc of International Conference on Engineering of Reconfigurable Systems and Algorithms"},{"key":"ref2","article-title":"The Machine-SUIF Machine Library (Release version 2.00.11.30)","author":"holloway","year":"2000","journal-title":"Harvard University Division of Engineering and Applied Sciences Technical Report"},{"key":"ref1","article-title":"The SUIF Program Representation","author":"aigner","year":"2000","journal-title":"Computer Systems Laboratory Stanford University The Portland Group Inc"},{"key":"ref9","article-title":"C to Asynchronous Dataflow Circuits: An End-to-End Toolflow","author":"venkataramani","year":"2004","journal-title":"Proc Thirteenth International Workshop on Logic and Synthesis"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"},{"year":"0","author":"gallini","key":"ref22"},{"year":"2007","author":"pavesi","key":"ref21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311304"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380708.pdf?arnumber=4380708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:42Z","timestamp":1643748762000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380708\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380708","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}