{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,2]],"date-time":"2026-10-02T23:11:07Z","timestamp":1790982667529,"version":"4.1.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380727","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"605-608","source":"Crossref","is-referenced-by-count":6,"title":["A Design Flow to Map Parallel Applications onto FPGAs"],"prefix":"10.1109","author":[{"given":"Sebastien","family":"Le Beux","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Philippe","family":"Marquet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Luc","family":"Dekeyser","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212828"},{"key":"ref3","first-page":"249","article-title":"From loop transformation to hardware generation","author":"devos","year":"2006","journal-title":"Proceedings of the 17th ProRISC Workshop"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.382079"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512550"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227278"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSP.1998.770803"},{"key":"ref7","article-title":"Multiple abstraction views of FPGA to map parallel application","author":"le beux","year":"2007","journal-title":"3rd International Workshop on Reconfigurable Communication Centric System-on-Chips ReCoSoC"},{"key":"ref2","article-title":"Array-OL revisited, multidimensional intensive signal processing specification","author":"boulet","year":"2007","journal-title":"INRIA Research Report RR-6113"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_90"},{"key":"ref1","article-title":"WEST Team LIFL","year":"2005","journal-title":"Graphical Array Specification for Parallel and Distributed Computing (GASPARD-2)"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","location":"Amsterdam, Netherlands","start":{"date-parts":[[2007,8,27]]},"end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380727.pdf?arnumber=4380727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:53:00Z","timestamp":1643748780000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380727\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380727","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}