{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:16:52Z","timestamp":1725675412939},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380733","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"629-632","source":"Crossref","is-referenced-by-count":0,"title":["High Level Power Optimization by Type Inference on the Generation of Application Specific Circuits on FPGAs"],"prefix":"10.1109","author":[{"given":"J. M.","family":"Claver","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Leon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Full type inference on the generation of specific circuits","author":"le\u00f3n","year":"2006","journal-title":"XI International Workshop on Symbolic Methods and Applications to Circuit Design (SMCDA'06)"},{"key":"ref3","first-page":"160","article-title":"Optiming area on the generation of specific circuits in FPGAs for SIMD Applications","author":"le\u00f3n","year":"2005","journal-title":"International Workshop on Applied Reconfigurable Computing 2005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871541"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON.2000.894960"},{"key":"ref8","article-title":"Fast wored-level power models for synthesis of FPGA-based arithmetic","author":"clarke","year":"2006","journal-title":"Int Symp Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348081"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1201\/9780203913185.ch2"},{"key":"ref1","article-title":"An embedded language framework for hardware compilation","author":"claessen","year":"2002","journal-title":"4th International Workshop on Design Connect Circuit (DCC'02)"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380733.pdf?arnumber=4380733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:15Z","timestamp":1643748735000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380733\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380733","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}