{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T09:27:39Z","timestamp":1790414859378,"version":"4.1.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380738","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:56:42Z","timestamp":1194973002000},"page":"652-655","source":"Crossref","is-referenced-by-count":11,"title":["Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support"],"prefix":"10.1109","author":[{"given":"K.","family":"Siozios","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Sotiriadis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"V.F.","family":"Pavlidis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402472"},{"key":"ref11","article-title":"Logic Synthesis and Optimization Benchmarks, Version 3.0","author":"yang","year":"1991","journal-title":"Techical Report"},{"key":"ref12","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515807"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.150"},{"key":"ref3","article-title":"A Flexible Power Model for FPGA's","author":"poon","year":"2002","journal-title":"12th International Conference on FPL"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981091"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996687"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057669"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/TVLSI.2003.810003","article-title":"Wiring Requirement and Three-Dimensional Integration Technology for Field Programmable Gate Arrays","volume":"11","author":"arifur","year":"2003","journal-title":"IEEE Trans on VLSI"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.974905"},{"key":"ref1","article-title":"The Rise of the 3rd Dimension for System Integration","author":"beyne","year":"2006","journal-title":"Proc of the 8th EPTC"},{"key":"ref9","year":"0","journal-title":"3d Ic Industry Summary"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","location":"Amsterdam, Netherlands","start":{"date-parts":[[2007,8,27]]},"end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380738.pdf?arnumber=4380738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T15:52:58Z","timestamp":1643730778000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380738\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380738","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}