{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:54:50Z","timestamp":1729652090312,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380741","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:56:42Z","timestamp":1194973002000},"page":"665-669","source":"Crossref","is-referenced-by-count":6,"title":["Efficient Modeling and Floorplanning of Embedded-FPGA Fabric"],"prefix":"10.1109","author":[{"given":"Sumanta","family":"Chaudhuri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Luc","family":"Danger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sylvain","family":"Guilley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568636"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841038"},{"article-title":"Architecture and CADforDeep-Submicron FPGAs","year":"1999","author":"betz","key":"ref10"},{"key":"ref6","article-title":"Totem: Custom Reconfigurable Array Generation","author":"compton","year":"2001","journal-title":"IEEE Symp FPGAs for Custom Computing Machines"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RECONF.2006.307752"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/503048.503073","article-title":"Automatic Layout of Domain Specific Reconfigurable Subsystems for Systemon-Chip","author":"phillips","year":"2002","journal-title":"FPGA"},{"year":"0","key":"ref12","article-title":"Cadence Design Systems"},{"key":"ref8","first-page":"213","article-title":"VPR: A New Packing, Placement and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"Int'l Workshop on FPL"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046220"},{"year":"0","key":"ref2","article-title":"VariCore Embedded Programmable Gate Array Core(EPGA)"},{"key":"ref9","first-page":"1469","article-title":"Circuit Design, Transistor Sizing and Wire Layout of FPGA Interconnect","volume":"c 20","author":"betz","year":"1971"},{"year":"0","key":"ref1","article-title":"M2000 FLEXEOStm Configurable IP Core"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380741.pdf?arnumber=4380741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T14:16:02Z","timestamp":1684073762000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380741","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}