{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:17:45Z","timestamp":1730222265414,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380746","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:56:42Z","timestamp":1194973002000},"page":"688-691","source":"Crossref","is-referenced-by-count":15,"title":["Circuit Switched Run-Time Adaptive Network-on-Chip for Image Processing Applications"],"prefix":"10.1109","author":[{"given":"Lars","family":"Braun","sequence":"first","affiliation":[]},{"given":"Michael","family":"Hubner","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Perschke","sequence":"additional","affiliation":[]},{"given":"Volker","family":"Schatz","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Bach","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581221"},{"key":"ref11","article-title":"Scalable Application-dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems","author":"huebner","year":"2004","journal-title":"FPL"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"ref13","article-title":"Physical Configuration On-Line Visualization of Xilinx Virtex-II FPGAs","author":"h\u00fcbner","year":"0","journal-title":"ISVLSI2007 Porto Alegre Brazil"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-06731-4"},{"key":"ref3","article-title":"The Art of Computer Programming","volume":"3","author":"knuth","year":"1973","journal-title":"Sorting and Searching chap 5 3 4 Networks for sorting"},{"key":"ref6","article-title":"Reconfigurable Technologies","author":"hartenstein","year":"2004","journal-title":"Seminar at Department of Informatics"},{"key":"ref5","first-page":"562","article-title":"Mathematical Morphology Image Analysis on FPGA","author":"baumann","year":"0","journal-title":"CAIP 2005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"ref7","article-title":"Why we need Reconfigurable Computing Education","author":"hartenstein","year":"2006","journal-title":"RC-Education Workshop"},{"article-title":"Sorting networks and their applications","year":"0","author":"batcher","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DFUA.2001.985719"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998307"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380746.pdf?arnumber=4380746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T15:52:50Z","timestamp":1643730770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380746\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380746","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}