{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T01:09:26Z","timestamp":1790989766182,"version":"4.1.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380761","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"753-756","source":"Crossref","is-referenced-by-count":33,"title":["CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs"],"prefix":"10.1109","author":[{"given":"S.","family":"Jovanovic","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Tanougast","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Weber","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Bobda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"117","article-title":"A network on chip architecture and design methodology","year":"2002","journal-title":"Proc IEEE Computer Society Annual Symp on VLSI"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/DATE.2000.840047","article-title":"A generic architecture for onchip packet-switched interconnections","author":"guerrier","year":"2000","journal-title":"Proc Design and Test in Europe"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.323"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044298"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.109"},{"key":"ref5","first-page":"683","article-title":"Route packets, not wires: Onchip interconnection networks","author":"dally","year":"2001","journal-title":"Proc Design Automation Conf (DAC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206235"},{"key":"ref2","article-title":"Network on chip: An architecture for billion transistor era","author":"hemani","year":"2000","journal-title":"Proc of the Int NorChip Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515715"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","location":"Amsterdam, Netherlands","start":{"date-parts":[[2007,8,27]]},"end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380761.pdf?arnumber=4380761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:48Z","timestamp":1643748768000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380761\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380761","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}