{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T22:06:07Z","timestamp":1790892367630,"version":"4.1.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380767","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"778-781","source":"Crossref","is-referenced-by-count":9,"title":["NoC Implementation in FPGA using Torus Topology"],"prefix":"10.1109","author":[{"given":"Angelo Kuti","family":"Lusala","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Philippe","family":"Manet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bertrand","family":"Rousseau","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Didier","family":"Legat","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/TVLSI.2005.863753","article-title":"Low-Power network on chip for high performance SoC design","volume":"14","author":"lee","year":"2006","journal-title":"IEEE Trans VLSI Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465100"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311208"},{"key":"ref7","author":"dally","year":"2005","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465346"},{"key":"ref1","first-page":"1238","article-title":"A technology aware and energy oriented topology exploration for on-chip networks","volume":"2","author":"wang","year":"0","journal-title":"In DATE"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","location":"Amsterdam, Netherlands","start":{"date-parts":[[2007,8,27]]},"end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380767.pdf?arnumber=4380767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:15Z","timestamp":1643748735000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380767","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}