{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:17:55Z","timestamp":1730222275724,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380771","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:56:42Z","timestamp":1194973002000},"page":"796-799","source":"Crossref","is-referenced-by-count":5,"title":["Design Methodology and Trade-Offs Analysis for Parameterized Dynamically Reconfigurable Processor Arrays"],"prefix":"10.1109","author":[{"given":"Yohei","family":"Hasegawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Tsutsumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasutan","family":"Tanbunheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takuro","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Nishimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1007\/978-3-540-45234-8_41"},{"year":"0","journal-title":"Rapport Inc","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/IPDPS.2006.1639431"},{"key":"ref5","article-title":"A 90nm Embedded DRAM Single Chip LSI with a 3D Graphics, H.264 Codec Engine, and a Reconfigurable Processor","volume":"16","author":"kurose","year":"2004","journal-title":"Hot Chips"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"761","DOI":"10.1007\/978-3-540-30117-2_77","article-title":"The XPP Architecture and Its Co-simulation within the Simulink Environment","author":"petrov","year":"2004","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"key":"ref1","article-title":"A Dynamically Reconfigurable Processor Architecture","author":"motomura","year":"2002","journal-title":"Microprocessor Forum"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","start":{"date-parts":[[2007,8,27]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380771.pdf?arnumber=4380771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T15:52:13Z","timestamp":1643730733000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380771\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380771","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}