{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T02:49:16Z","timestamp":1791341356712,"version":"4.3.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/fpl.2007.4380772","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:56:42Z","timestamp":1194991002000},"page":"800-803","source":"Crossref","is-referenced-by-count":22,"title":["An FPGA Based Open Source Network-on-Chip Architecture"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Ehliar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dake","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"ref3","article-title":"Aethereal network on chip: concepts, architectures, and implementations","volume":"22","author":"goossens","year":"0","journal-title":"Design & Test of Computers IEEE"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1109\/FPL.2006.311209","article-title":"On-fpga communication architectures and design factors","author":"mak","year":"2006","journal-title":"Int Conference on Field Programmable Logic and Applications"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/ISSOC.2003.1267722","article-title":"Highly scalable network on chip for reconfigurable systemsin","author":"bartic","year":"2003","journal-title":"System-on-Chip 2003 Proceedings International Symposium on"},{"key":"ref12","article-title":"Wishbone system-on-chip (soc)interconnection architecture for portable ip cores","year":"2002"},{"key":"ref8","article-title":"Onchip interconnect exploration for multicore processors utilizing fpgas","author":"schelle","year":"2006","journal-title":"Proc Workshop Architecture Res Using FPGA Platforms"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050175"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref1","author":"dally","year":"2004","journal-title":"Principles and Practices of Inter-connection Networks"},{"key":"ref9","article-title":"Nocem-network on chip emulator","year":"0"}],"event":{"name":"2007 International Conference on Field Programmable Logic and Applications","location":"Amsterdam, Netherlands","start":{"date-parts":[[2007,8,27]]},"end":{"date-parts":[[2007,8,29]]}},"container-title":["2007 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380601\/4380602\/04380772.pdf?arnumber=4380772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:52:20Z","timestamp":1643748740000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2007.4380772","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}