{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T18:59:41Z","timestamp":1771009181076,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629927","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T15:16:55Z","timestamp":1222442215000},"page":"173-178","source":"Crossref","is-referenced-by-count":28,"title":["CHiMPS: A C-level compilation flow for hybrid CPU-FPGA architectures"],"prefix":"10.1109","author":[{"given":"Andrew","family":"Putnam","sequence":"first","affiliation":[]},{"given":"Dave","family":"Bennett","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Dellinger","sequence":"additional","affiliation":[]},{"given":"Jeff","family":"Mason","sequence":"additional","affiliation":[]},{"given":"Prasanna","family":"Sundararajan","sequence":"additional","affiliation":[]},{"given":"Susan","family":"Eggers","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","year":"0"},{"key":"17","year":"0"},{"key":"18","year":"0"},{"key":"15","article-title":"garp: a mips processor with a reconfig- urable coprocessor","author":"hauser","year":"1997","journal-title":"FCCM"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707890"},{"key":"13","year":"0"},{"key":"14","year":"2006","journal-title":"DIMEtalk 3 1 User Guide NT"},{"key":"11","year":"0"},{"key":"12","author":"ku","year":"1990","journal-title":"HardwareC A language for hardware design"},{"key":"3","article-title":"the mitrion-c programming language","author":"mo?hl","year":"2005"},{"key":"2","year":"2006","journal-title":"Accelerating System Performance Using ESL Design Tools and FPGA Technology"},{"key":"1","author":"asanovic","year":"2006","journal-title":"The Landscape of Parallel Computing A View from Berkeley"},{"key":"10","year":"0"},{"key":"7","year":"2007","journal-title":"Nios II C2H compiler user guide"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.110"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/360276.360326","article-title":"evaluation of the streams-c c-to-fpga compiler: an applications perspective","author":"frigo","year":"2001","journal-title":"FPGA"},{"key":"4","year":"2007","journal-title":"Implementing a Virtex-4 FX C-to-HDL Hardware Coprocessor Accelerator in a PowerPC Design"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1177\/1094342007078451"},{"key":"8","year":"0"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","location":"Heidelberg, Germany","start":{"date-parts":[[2008,9,8]]},"end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629927.pdf?arnumber=4629927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T07:06:11Z","timestamp":1738393571000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629927\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629927","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}