{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:19:32Z","timestamp":1729624772539,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629928","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T15:16:55Z","timestamp":1222442215000},"page":"179-184","source":"Crossref","is-referenced-by-count":3,"title":["Combining data reuse exploitationwith data-level parallelization for FPGA targeted hardware compilation: A geometric programming framework"],"prefix":"10.1109","author":[{"family":"Qiang Liu","sequence":"first","affiliation":[]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[]},{"given":"Konstantinos","family":"Masselos","sequence":"additional","affiliation":[]},{"given":"Peter Y.K.","family":"Cheung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6199-6"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"16","article-title":"yalmip : a toolbox for modeling and optimization in matlab","author":"lfberg","year":"2004","journal-title":"Proc IEEE CACSD Conf"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20020468"},{"key":"14","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/193209.193217","article-title":"suif: an infrastructure for research on parallelizing and optimizing compilers","volume":"29","author":"wilson","year":"1994","journal-title":"SIGPLAN Not"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146925"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.18"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311242"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2849-1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-5676-0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/998300.997199"},{"key":"6","first-page":"145","article-title":"compiler reuse analysis for the mapping of data in fpg as with ram blocks","author":"baradaran","year":"2004","journal-title":"IEEE Int Conf FPT"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20010514"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/71.127259"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(98)00029-5"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2008,9,8]]},"location":"Heidelberg, Germany","end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629928.pdf?arnumber=4629928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:05:04Z","timestamp":1497787504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629928\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629928","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}