{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:51:02Z","timestamp":1742399462088},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629932","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T11:16:55Z","timestamp":1222427815000},"page":"203-208","source":"Crossref","is-referenced-by-count":22,"title":["A computation- and communication- infrastructure for modular special instructions in a dynamically reconfigurable processor"],"prefix":"10.1109","author":[{"given":"Lars","family":"Bauer","sequence":"first","affiliation":[]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311209"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515715"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-0017-6"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501178"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/503074.503076"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253732"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6505-7"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6100-4"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1231200"},{"key":"10","first-page":"225","article-title":"CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit","author":"ye","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717456"},{"key":"6","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1145\/1391469.1391486","article-title":"run-time instruction set selection in a transmutable embedded processor","author":"bauer","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403558"},{"key":"4","first-page":"791","article-title":"rispp: rotating instruction set processing platform","author":"bauer","year":"2007","journal-title":"Design Automation Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296446"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477415"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2008,9,8]]},"location":"Heidelberg, Germany","end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629932.pdf?arnumber=4629932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T08:05:05Z","timestamp":1497773105000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629932\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629932","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}