{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:53:17Z","timestamp":1775454797617,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629935","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T15:16:55Z","timestamp":1222442215000},"page":"221-226","source":"Crossref","is-referenced-by-count":12,"title":["An analytical model describing the relationships between logic architecture and FPGA density"],"prefix":"10.1109","author":[{"given":"Andrew","family":"Lam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Leong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"13","first-page":"370","article-title":"analysis of the effect of lut size on fpga area and delay using theoretical derivations","author":"gao","year":"2005","journal-title":"Int Symp Quality Electronic Design"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/333032.333040"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8499-9"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850868"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311187"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084635"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.251146"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270375"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084958"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344694"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639936"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","location":"Heidelberg, Germany","start":{"date-parts":[[2008,9,8]]},"end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629935.pdf?arnumber=4629935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:29:50Z","timestamp":1489764590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629935","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}