{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:54:17Z","timestamp":1729648457992,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629948","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T11:16:55Z","timestamp":1222427815000},"page":"299-304","source":"Crossref","is-referenced-by-count":10,"title":["Shared reconfigurable architectures for CMPS"],"prefix":"10.1109","author":[{"given":"Matthew A.","family":"Watkins","sequence":"first","affiliation":[]},{"given":"Mark J.","family":"Cianchetti","sequence":"additional","affiliation":[]},{"given":"David H.","family":"Albonesi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"17","article-title":"cacti 4.0","author":"tarjan","year":"2006","journal-title":"HP Technical Report"},{"key":"18","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc IEEE\/ACM 35th International Symposium on Microarchitecture"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/CICC.2002.1012767"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1145\/360276.360328"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/2.839324"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/ISCA.1999.765937"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/2.839323"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/FPGA.1997.624600"},{"year":"2007","journal-title":"International Technology Roadmap for Semiconductors","key":"21"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/92.831434"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/TVLSI.2003.821545"},{"key":"23","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/1086297.1086301","article-title":"exploring the design space of lut-based transparent accelerators","author":"yehia","year":"2005","journal-title":"CASES '05 Proceedings of the 2005 international conference on Compilers Architectures and Synthesis for Embedded Systems"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1145\/1152154.1152162"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1145\/296399.296459"},{"year":"2007","key":"26"},{"key":"27","first-page":"330","article-title":"mediabench: a tool for evaluation and synthesizing multimedia and communications systems","author":"lee","year":"1997","journal-title":"Proc IEEE\/ACM 30th International Symposium on Microarchitecture"},{"key":"28","first-page":"79","article-title":"mediabench ii video: expediting the next generation of video systems research","volume":"5683","author":"fritts","year":"2005","journal-title":"Proc Of The lnt'l Society for Optical Engineering"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1109\/IISWC.2005.1525999"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1049\/ip-cdt:20045086"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/DATE.2001.915091"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/FPGA.1998.707878"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TCAD.2006.884574"},{"doi-asserted-by":"publisher","key":"30","DOI":"10.1145\/582034.582042"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/339647.339687"},{"year":"0","journal-title":"The $6000 Family of Processors","key":"6"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/DATE.2003.1253732"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/MICRO.1994.717456"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/FPGA.1995.477415"},{"key":"8","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1109\/FPGA.1996.242438","article-title":"dpga utilization and application","author":"dehon","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2008,9,8]]},"location":"Heidelberg, Germany","end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629948.pdf?arnumber=4629948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T08:05:05Z","timestamp":1497773105000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629948\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629948","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}