{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:59:58Z","timestamp":1729619998113,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629951","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T15:16:55Z","timestamp":1222442215000},"page":"317-322","source":"Crossref","is-referenced-by-count":14,"title":["Secure FPGA configuration architecture preventing system downgrade"],"prefix":"10.1109","author":[{"given":"Benoit","family":"Badrignans","sequence":"first","affiliation":[]},{"given":"Reouven","family":"Elbaz","sequence":"additional","affiliation":[]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"dynamically configurable security for sram fpga bitstreams","author":"bossuet","year":"2004","journal-title":"Proceedings of 11th IEEE Reconfigurable Architectures Workshop RAW"},{"journal-title":"IP security in FPGA white paper Virtex-4 and Virtex-5 Devices","year":"0","author":"lesea","key":"14"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-68979-9_5","article-title":"embedded trusted computing with authenticated non-volatile memory","author":"schellekens","year":"2008","journal-title":"Lecture Notes in Computer Science"},{"key":"12","first-page":"531","article-title":"authenticated encryption: relations among notions and analysis of the generic construction paradigm","volume":"1976","author":"bellare","year":"2000","journal-title":"LNCS"},{"journal-title":"Xilinx commercial brochure Lock Your Designs with the Virtex-4 Security Solution","year":"0","key":"3"},{"journal-title":"Volatile FPGA design security - a survey","year":"0","author":"drimer","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2005.1559549"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1314354.1314360"},{"journal-title":"LatticeXP2 Family Handbook","year":"0","key":"7"},{"journal-title":"Design Security in Stratix III Devices","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_7"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568588"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344729"},{"journal-title":"Actel handbook Actel ProASIC\ufffd3 Handbook","year":"0","key":"8"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2008,9,8]]},"location":"Heidelberg, Germany","end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629951.pdf?arnumber=4629951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:05:05Z","timestamp":1497787505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629951","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}