{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:40:28Z","timestamp":1725518428373},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629971","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T15:16:55Z","timestamp":1222442215000},"page":"403-408","source":"Crossref","is-referenced-by-count":4,"title":["Memory access parallelisation in high-level language compilation for reconfigurable adaptive computers"],"prefix":"10.1109","author":[{"given":"Hagen","family":"Gadke","sequence":"first","affiliation":[]},{"given":"Florian","family":"Stock","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/237721.237727"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125848"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/263699.263703"},{"journal-title":"Mitrion-C","year":"0","key":"15"},{"journal-title":"The Molen Compiler for Reconfigurable Architectures","year":"2007","author":"panainte","key":"16"},{"key":"13","first-page":"398","article-title":"loop parallelization in the polytope model","author":"lengauer","year":"1993","journal-title":"Int Conf Concurrency Theory"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337559"},{"key":"11","first-page":"615","article-title":"memory access schemes for configurable processors","author":"lange","year":"2000","journal-title":"FPL"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/93548.93553"},{"key":"2","first-page":"216","article-title":"optimizing memory accesses for spatial computation","author":"budiu","year":"2003","journal-title":"CGO"},{"journal-title":"Spatial computation","year":"2003","author":"budiu","key":"1"},{"key":"10","article-title":"high-level-language compilation for reconfigurable computers","author":"kasprzyk","year":"2005","journal-title":"ReCoSoC"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/24039.24041"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/115372.115320"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"journal-title":"Impulse C","year":"0","key":"9"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2002","author":"hennessy","key":"8"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2008,9,8]]},"location":"Heidelberg, Germany","end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629971.pdf?arnumber=4629971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:29:02Z","timestamp":1489764542000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629971","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}