{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:18:11Z","timestamp":1730222291531,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629975","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T11:16:55Z","timestamp":1222427815000},"page":"427-430","source":"Crossref","is-referenced-by-count":1,"title":["The effect of sparse switch patterns on the area efficiency of multi-bit routing resources in field-programmable gate arrays"],"prefix":"10.1109","author":[{"family":"Ping Chen","sequence":"first","affiliation":[]},{"given":"Andy","family":"Ye","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2004","author":"ye","article-title":"field-programmable gate array architectures and algorithms optimized for implementing datapath circuits","key":"15"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1049\/ip-cdt:20050178"},{"year":"1999","author":"pico-java","journal-title":"Processor Design Documentation","key":"14"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/TVLSI.2006.876095"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/FPT.2002.1188685"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"2","first-page":"288","article-title":"the effect of lut and cluster size on deep-submicron fpga performance and density","volume":"12","author":"ahmed","year":"2004","journal-title":"TVLSI"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/5.231340"},{"key":"10","first-page":"195","article-title":"an fpga architecture with enhanced datapath functionality","author":"leijten-nowak","year":"2003","journal-title":"FPGA"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/296399.296444"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/FPGA.1997.624600"},{"key":"5","first-page":"126","article-title":"rapid - reconfigurable pipelined datapath","author":"ebeling","year":"1996","journal-title":"FPL"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1155\/1996\/95942"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/2.839324"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/FPGA.2000.903407"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2008,9,8]]},"location":"Heidelberg, Germany","end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629975.pdf?arnumber=4629975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T11:25:07Z","timestamp":1489749907000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629975","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}