{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,2]],"date-time":"2026-10-02T23:11:07Z","timestamp":1790982667545,"version":"4.1.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629982","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T11:16:55Z","timestamp":1222427815000},"page":"455-458","source":"Crossref","is-referenced-by-count":16,"title":["Operating system support for online partial dynamic reconfiguration management"],"prefix":"10.1109","author":[{"given":"Marco D.","family":"Santambrogio","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vincenzo","family":"Rana","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","year":"0"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568523"},{"key":"18","year":"0"},{"key":"15","year":"0"},{"key":"16","year":"0"},{"key":"13","year":"0"},{"key":"14","article-title":"parbit: a tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (fpgas)","author":"horta","year":"2001"},{"key":"11","article-title":"replica2pro: task relocation by bitstream manipulation in virtex-11\/pro fpgas","author":"kalte","year":"2006","journal-title":"Proc of the ACM International Conference on Computing Frontiers"},{"key":"12","first-page":"844","author":"horta","year":"1993","journal-title":"Dynamic hardware plugins in an fpga with partial run-time reconfigurtion"},{"key":"3","year":"0"},{"key":"2","year":"2006","journal-title":"Early Access Partial Reconfiguration Guide"},{"key":"1","article-title":"module based or difference based","year":"2003"},{"key":"10","article-title":"design and implementation of the morphosys reconfigurable computing processor","author":"lu","year":"0","journal-title":"J VLSI Signal Process Syst"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"6","year":"0"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554501"},{"key":"4","year":"0"},{"key":"9","article-title":"piperench: a reconfigurable architecture and compiler","author":"budiu srihari","year":"0","journal-title":"Computer"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","location":"Heidelberg, Germany","start":{"date-parts":[[2008,9,8]]},"end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629982.pdf?arnumber=4629982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T11:28:40Z","timestamp":1489750120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629982","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}