{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:24:27Z","timestamp":1729671867509,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629997","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T11:16:55Z","timestamp":1222427815000},"page":"515-518","source":"Crossref","is-referenced-by-count":2,"title":["Power efficient DSP datapath configuration methodology for FPGA"],"prefix":"10.1109","author":[{"given":"S.","family":"McKeown","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Woods","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"McAllister","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(03)00207-6"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20041224"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829395"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568544"},{"key":"6","first-page":"501","article-title":"full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-mm cmos","volume":"39","author":"narendra","year":"2004","journal-title":"IEEE JSSC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2005.860341"},{"key":"4","first-page":"121","article-title":"architecture for variable-length combined fft, dct, and mwt transform hardware for a multi-modewireless system","author":"pandcy","year":"2007","journal-title":"Proc Int Conf Embedded Systems VLSI Design"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2008.4542465"},{"key":"8","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1145\/1228784.1228847","article-title":"minimising peak power in synchronous logic circuits","author":"rahimi","year":"2007","journal-title":"Proc 12th ACM Great Lakes Symp VLSI"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707892"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2001.941056"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2008,9,8]]},"location":"Heidelberg, Germany","end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629997.pdf?arnumber=4629997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,17]],"date-time":"2021-09-17T05:46:46Z","timestamp":1631857606000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629997","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}