{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:34:22Z","timestamp":1725770062752},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4630017","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T11:16:55Z","timestamp":1222427815000},"page":"595-598","source":"Crossref","is-referenced-by-count":7,"title":["Cluster architecture based on low cost reconfigurable hardware"],"prefix":"10.1109","author":[{"given":"Cesar","family":"Pedraza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emilio","family":"Castillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Castillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristobal","family":"Camarero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose L.","family":"Bosque","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose I.","family":"Martinez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rafael","family":"Menendez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.62"},{"journal-title":"Cray XD1 Supercomputer","year":"2007","key":"2"},{"journal-title":"RASC technology Reconfigurable application specific computing","year":"2007","key":"1"},{"journal-title":"COTS Supercomputing","year":"0","author":"morris","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380728"},{"journal-title":"A Research Accelerator for Multiple Processors","year":"2007","key":"4"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2008,9,8]]},"location":"Heidelberg, Germany","end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04630017.pdf?arnumber=4630017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T11:47:00Z","timestamp":1489751220000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4630017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4630017","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}